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This paper describes a temperature sensor realized in a 65nm CMOS process
with a batch-calibrated inaccuracy of ±0.5°C (3σ) and a trimmed inaccuracy of
±0.2°C (3σ) from –70°C to 125°C. This represents a 10-fold improvement in
accuracy compared to other deep-submicron temperature sensors [1,2], and is
comparable with that of state-of-the-art sensors implemented in larger-feature-
size processes [3,4]. The sensor draws 8.3µA from a 1.2V supply and occupies
an area of 0.1mm2, which is 45 times less than that of sensors with comparable
accuracy [3,4]. These advances are enabled by the use of NPN transistors as
sensing elements, the use of dynamic techniques i.e. correlated double sampling
(CDS) and dynamic element matching (DEM), and a single room-temperature
trim.
The sensor’s operating principle is illustrated in Fig. 17.3.1. A bias circuit gener-
ates a supply-independent proportional-to-absolute-temperature (PTAT) current
Ibias, which biases a pair of vertical NPNs at a 4:1 collector current ratio. This
results in a voltage ΔVbe that is PTAT, and a voltage Vbe that is complementary to
absolute temperature (CTAT). A 1st order ΣΔ ADC integrates –Vbe when the bit-
stream bs=1 and integrates αΔVbe when bs=0, so that the bitstream average
μ=αΔVbe/(Vbe+αΔVbe) [3]. With the appropriate choice of a (α=αPTAT=18), the
denominator will be nearly constant over temperature, and the bitstream average
will be a curvature-compensated PTAT function μPTAT [3]. In this work, however,
α=2 has been chosen, since the increased granularity of the charge-balancing
process results in less quantization error, for a fixed conversion time. As in [2],
a digital back-end is then required to compute a PTAT output
μPTAT=αPTATμ/[α+(αPTAT-α)μ]=9μ/(1+8μ). The digital back-end also converts μPTAT
into degrees centigrade and compensates for any residual systematic non-linear-
ity.
The NPN transistors used in this design consist of an n+ drain diffusion (emit-
ter), a p-well (base) and a deep n-well (collector), all standard features in deep-
submicron processes. Unlike the vertical PNPs often used in temperature sen-
sors [1-4], these NPNs can be directly and accurately biased via their collectors
(Fig. 17.3.1). The resulting base-emitter voltages are independent of the transis-
tors’ current gain β, which is low and approaches unity for parasitic transistors
in deep-submicron technologies. This, in turn, significantly relaxes the require-
ments on the bias circuit in terms of accuracy and required supply voltage.
In the bias circuit (Fig. 17.3.2), transistors Qa and Qb are biased by a gain-boost-
ed cascode mirror with a 2:1 current ratio, forcing a PTAT voltage across poly-
silicon resistor RE=180kΩ and making the emitter current IE of Qb supply-inde-
pendent. The bias current Ibias=IE of the NPNs is then derived by generating and
summing copies of the collector current IC and the base current IB of Qb (via the
replica circuit around QC). Unlike PNP-based bias circuits [3,4], the circuit in Fig.
17.3.2 does not need low-offset amplifiers. This is because the loop comprising
the base-emitter junctions of Qa,b and resistor RE can be directly realized with
NPNs but not with substrate PNPs. However, since their base currents are rela-
tively large (β<5), the use of common-source buffers minimizes the systematic
offset of the amplifiers (current-mirror-loaded differential pairs with tail currents
of 340nA, for A1,3, and 8nA, for A2). The minimum supply voltage of the bias cir-
cuit is determined by the mirror compliance and the BJT saturation voltage 
VCE ~0.3V. This supply voltage is much lower than that in PNP-based bias circuits
which must accommodate Vbe >>VCE [1-4].
In the front-end (Fig. 17.3.3), transistors Q1 and Q2 are biased by an array of 5
unit current sources, whose current (50nA) is derived from Ibias. The switches
driven by en1 and en2, make it possible to apply either a PTAT voltage VΣΔ=±DVbe
or a CTAT VΣΔ=±Vbe to the sampling capacitor Ca1,2 (2pF) of a 1st order ΣΔ ADC.
To prevent this capacitive load from making the bias loop unstable, diode-con-
nected BJTs Q3,4 are used to lower the impedance at the base of Q1,2. To gener-
ate ΔVbe, Q1,2 are biased at a 1:4 collector current ratio. A bitstream-controlled
DEM scheme is used to swap the current sources in a way that is uncorrelated
with the bitstream [3]. Mismatch errors are thus averaged out without introduc-
ing in-band intermodulation products, resulting in an accurate 1:4 current ratio
and, consequently, an accurate ΔVbe. To trim the sensor at room temperature, Vbe
is adjusted: the collector current of Q1 or Q2 can be coarsely adjusted via 4 of the
current sources, while the 5th is driven by a digital ΣΔ modulator to provide a fine
trim [3].
The ΣΔ modulator’s integrator is based on a 2-stage Miller-compensated opamp
with a minimum gain of 93dB, which is reset at the beginning of each tempera-
ture conversion. CDS is used to reduce its offset and 1/f noise. Since the mod-
ulator must operate at 1.2V, the voltage swing at the output of the integrator was
scaled down by choosing Cb1,2=4Ca1,2. Furthermore, as shown in the timing dia-
gram in Fig. 17.3.4, when bs=1, only one BJT is biased and only one base-emit-
ter voltage -Vbe is integrated, instead of the -2Vbe of previous work [3,4].
However, this choice means that when bs=1, a Vbe-dependent common-mode
voltage will also be integrated. To minimize the total integrated common-mode
voltage, the sign of the input common-mode voltage is alternated in successive
bs=1 cycles, by setting either Vbe1=0 and Vbe2=Vbe in φ1 (period A in Fig. 17.3.4),
or Vbe1=Vbe in φ2 and Vbe2=0 (period B). A longer settling time is required when
one input of the modulator must switch between, say, Vbe and 0V, when Vbe is
being integrated, than when one of the inputs must switch between, say, Vbe1 and
Vbe2 when ΔVbe is being integrated. The length of each sampling phases was
appropriately scaled to minimize conversion time.
The 0.1mm2 temperature sensor (Fig. 17.3.7) was fabricated in a baseline TSMC
65nm CMOS process, and was packaged in a ceramic DIL package. The sensor’s
performance is summarized in Fig. 17.3.6. Even though all the transistors are
thick-oxide high-threshold devices, the sensor draws 8.3μA from a supply of
only 1.2V. The off-chip digital back-end decimates the output of the ΣΔ modula-
tor with a sinc2 filter and compensate for the non-linearity. The conversion rate
of the sensor is 2.2Sa/s (6000 bits, T1=20μs, T2=50μs) at which it obtains a
quantization-noise-limited resolution of 0.03°C. Higher conversion rates can be
reached with a 2nd order modulator [3,4]. This only requires the addition of an
integrator and will not significantly increase the sensor’s area or power dissipa-
tion. A set of devices was measured over the temperature range from –70°C to
125°C. After digital compensation for systematic non-linearity, the inaccuracy
was ±0.5°C (3σ, 12 devices). This improved to ±0.2°C (3σ, 16 devices) after
trimming at 30°C (Fig. 17.3.5). These results demonstrate that accurate low-
power low-voltage temperature sensors can still be designed in deep-submicron
CMOS processes.
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Figure 17.3.1: Principle of operation of the NPN-based temperature sensor. Figure 17.3.2: Simplified circuit diagram of the bias circuit generating IPTAT.
Figure 17.3.3: Simplified circuit diagram of the bipolar front-end circuit and
the 1st order ΣΔ modulator; the switches in the current mirrors are implement-
ed with cascode transistors.
Figure 17.3.5: Measured temperature error (with ±3σ limits) of 16 samples
after trimming at 30°C. 
Figure 17.3.6: Performance summary of this work in comparison with [2] and
[4].
Figure 17.3.4: Timing diagram and waveforms of a fragment of the tempera-
ture conversion; periods when bs=1 are shown in gray (A and B).
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Figure 17.3.7: Chip micrograph.
